MicroZed Chronicles: Integration and Debugging System
Over the last few weeks, we have been working to create a simple system which allows debugging from a UART into an AXI Lite network. This...
top of page
ADIUVO ENGINEERING BLOG
Search
Adam Taylor
- Jan 11
- 8 min
MicroZed Chronicles: From UART to AXI Lite Debug Access
Last week we examined how we could create a UART with AXI Stream interfaces to enable access to AXI buses in device for debugging. In...
Adam Taylor
- Jan 6
- 4 min
Lattice Propel RISC-V, Part Two Software Development.
A few weeks ago, we examined how we could create the hardware element of a RISC-V processor using Lattices Propel tool. The culmination...
Adam Taylor
- Dec 30, 2022
- 3 min
Using RPI Pico for System & FPGA Integration
Several times in recent blogs and posts on LinkedIn and Twitter I have mentioned that at Adiuvo we use a lot of RPI Pico’s for hardware...
Adam Taylor
- Dec 7, 2022
- 6 min
MicroZed Chronicles: UltraScale+ IO, ODELAY3E and Cascading
We looked recently at the UltraScale+ IO resources which provide a range of capabilities that can be very effective in addressing both...
Adam Taylor
- Nov 23, 2022
- 3 min
MicroZed Chronicles: Free Webinars, Workshops, Tutorials and App Notes
One of my passions is sharing information about how we can develop better, more effective FPGA designs. This passion is the driving force...
Adam Taylor
- Nov 2, 2022
- 2 min
MicroZed Chronicles: 7 Series DDR3 Debugging
It’s common for many custom FPGA board developments to contain a DDR3 memory. Of course, when we develop a custom board, we need to...
Adam Taylor
- Oct 17, 2022
- 3 min
Adiuvo Certus NX Space Development Board
The announcement earlier this year on the collaboration between CAES and Lattice Semiconductor on the availability of space grade...
Adam Taylor
- Oct 3, 2022
- 3 min
Nios V/m software development
A few weeks ago, we looked at how we could build the hardware element of our Nios V processor using Quartus Prime and Platform Designer....
Adam Taylor
- Sep 21, 2022
- 4 min
MicroZed Chronicles: Cocotb and AXI
A few weeks ago, we looked at the python-based cocotb framework. In that blog, we looked at a simple memory scrubber created around a XPM...
Adam Taylor
- Sep 18, 2022
- 2 min
Creating a Nios V/m Hardware Subsystem
In our last blog, we looked at the new Nios V soft-core processor for use in our Intel FPGAs. In this blog, we are going to explore how...
Adam Taylor
- Sep 14, 2022
- 3 min
MicroZed Chronicles: Avnet ZUBoard – Temperature Sensor
Ever since the previous overview, I’ve had the Avnet ZUBoard 1CG sitting on my desk. I also just purchased a FLIR C5 thermal imaging...
Adam Taylor
- Aug 31, 2022
- 3 min
Using Blue Pearl Visual Verification Suite to Find CDC
A few weeks ago, we talked about how we could synchronise between clock domains in Vivado, I also noticed a couple of questions on r/FPGA...
Adam Taylor
- Jul 25, 2022
- 2 min
Nios V Introduction
We looked at the Agilex Transceiver-SoC Development Board in the last blog. Besides the great capability of this board, one of the main...
Adam Taylor
- Jul 19, 2022
- 3 min
MicroZed Chronicles: PYNQ Interrupts
Last week, after we looked at how we could use the AXI IIC IP with PYNQ, I got a question from a reader asking how we work with...
Adam Taylor
- Jul 12, 2022
- 3 min
MicroZed Chronicles: PYNQ and AXI IIC
One of the most widely used embedded protocols for low-speed communication between embedded devices is the I2C. We have a choice about...
Adam Taylor
- Jul 6, 2022
- 3 min
MicroZed Chronicles: MicroBlaze MCS
Implementing a MicroBlaze processor in a FPGA design is very popular in many applications. The MicroBlaze allows us to handle serial...
Adam Taylor
- Jun 29, 2022
- 3 min
MicroZed Chronicles: Processor System to Programmable Logic Interrupts
One of the critical techniques in an embedded system that enables responsive software is using interrupts. In this series, we have used...
Adam Taylor
- Jun 21, 2022
- 2 min
Meet Rapid Silicon: Open-Source FPGA and Toolchain
Rapid Silicon is bringing open source to the FPGA space with the introduction of it's Gemini device family and Raptor EDA environment.
Adam Taylor
- Jun 15, 2022
- 3 min
MicroZed Chronicles: Signal Processing, FFT, and PYNQ
One of the great things about FPGAs is their parallel structures and how we can accelerate the algorithms by exploiting the parallel...
bottom of page