MicroZed Chronicles: Turning Concepts into Reality, The FPGA Screen Challenge
A few weeks ago, I outlined several beginner-friendly FPGA projects to help you get started with your chosen development language....
top of page
ADIUVO ENGINEERING BLOG
Search
Adam Taylor
- Aug 28
- 3 min
MicroZed Chronicles: Perfecting Pipelining
One of the main methods of increasing timing performance in our FPGA designs is to implement pipelining. At its heart, pipelining allows...
Adam Taylor
- Aug 20
- 4 min
MicroZed Chronicles: Beyond Basics—Intermediate FPGA Projects
I am often asked in emails and social media such as LinkedIn / (X) Twitter, what projects people learning FPGA should look at that are...
Adam Taylor
- Aug 13
- 5 min
MicroZed Chronicles: RISC-V based Image Processing
FPGA are excellent for image processing, their parallel nature easily allows us to implement parallel processing stages. Over the years...
Adam Taylor
- Aug 6
- 4 min
MicroZed Chronicles: Sysmon and I2C access
XADC as part of a temperature reporting system which allowed me to demonstrate the power of using a model based approach. One of the...
Adam Taylor
- Jul 30
- 4 min
MicroZed Chronicles: Avnet K24 I/O Development Kit.
Regular readers will know I am big fan of the System of Module approach, we design many into systems and solution for out clients and if...
Adam Taylor
- Jul 24
- 5 min
MicroZed Chronicles: Simulink & Model Based Design.
One of things which helps us accelerate our development times is to leverage model based development. This enables us to work at a higher...
Adam Taylor
- Jul 19
- 4 min
MicroZed Chronicles: Alveo Edition: High Bandwidth Memory.
Over a Over a series of blogs we have been exploring the Alveo V80 board, the Alveo Versal Example Design (AVED) its constituent parts...
Adam Taylor
- Jul 17
- 5 min
MicroZed Chronicles: Technical Risk and Technology Readiness Levels
FPGAs are commonly used across a range of applications from Space, and Aerospace to Automotive, Robotics, and Commercial applications....
Adam Taylor
- Jul 12
- 3 min
MicroZed Chronicles : QDMA and the V80
So far on our journey of exploring the Alveo V80 we have examined the hardware and software elements necessary for creating the AVED...
Adam Taylor
- Jul 10
- 5 min
MicroZed Chronicles: Automatically Adding Build Version.
Last week we examined how we could work with Git and source control on our FPGA designs. Along with working with Git for source control,...
Adam Taylor
- Jul 3
- 4 min
MicroZed Chronicles: Working with Vivado and Git
One of the skills which FPGA developers need to master is that of working with source control tools such as git. A few months ago I...
Adam Taylor
- Jun 26
- 4 min
MicroZed Chronicles: Delta Sigma DAC Part One
One of the things I love about all AMD FPGA and SoC devices is the inclusion of the XADC / Sysmon ADC. This allows us to monitor not only...
Adam Taylor
- Jun 18
- 5 min
MicroZed Chronicles: The Importance of Establishing Clear Requirements
Over the years, I have worked on a range of engineering projects in various roles, from being the FPGA engineer, hardware engineer to the...
Adam Taylor
- Jun 14
- 3 min
MicroZed Chronicles: Alveo Edition, Alveo Versal Example Design, Management Controller.
One of the major differences with the Alveo V80 accelerator card is the implementation of the satellite controller. The satellite...
Adam Taylor
- Jun 12
- 4 min
MicroZed Chronicles: MicroBlaze V MCS
Last week, we examined the new MicroBlaze V, which is based on the popular RISC-V RV32I Instruction Set Architecture. This enabled me to...
Adam Taylor
- Jun 5
- 4 min
MicroZed Chronicles: Introducing the MicroBlaze Risc-V
One of the things I have been very excited about recently is the MicroBlaze RISC-V or MicroBlaze V as it will be known. The MicroBlaze V...
Adam Taylor
- May 29
- 5 min
MicroZed Chronicles: Writing RTL for Timing Closure
Last week, we looked at how we could create a baseline timing closure, which hopefully helps with achieving timing closure. Of course,...
Adam Taylor
- May 24
- 3 min
MicroZed Chronicles: Alveo Versal Example Design
In our first blog and introduction to the new Alveo V80, we examined the features and capabilities of the board itself. In this blog we...
Adam Taylor
- May 21
- 4 min
MicroZed Chronicles: Tackling Timing.
There are many factors that come together to create a successful FPGA design. Not only do we need to have a sensible architecture, IP...
bottom of page