All Posts

For complex algorithms, it is often a good idea to first create a model which defines the algorithm’s behavior.

No matter how captured (RTL, HLS, Model Driven), all programmable logic designs should start with agreed requirements that define the...

So, before we look in more detail at Vivado XSIM, let’s first understand the entire verification landscape and what we are trying to achieve

Using Xilinx UltraFast design methodologies can offer significant benefits when implementing designs.

In this blog we explore the Quality of Result Assessment (QoRA) and Quality of Result Suggestions (QoRS).

One of the most time-consuming elements of implementing an FPGA design is not often the design capture, but achieving timing performance.

This is a follow-on to last week’s demonstration of developing embedded software using Vitis 2020.1. In this week’s blog, we are going...

In the last blog, we looked at how we could start to create a MicroZed project in Vivado 2020.1 just like we did when we started the blog...

When I started this blog nearly seven years ago now, we developed the solution in Vivado 2013.2. Following that, we have gone on to examine