top of page
AMD
FPGA design tips and tutorials


MicroZed Chronicles: Working with Resets
When we are verifying a design or bringing it up on a board, it’s not uncommon for either reset or clocking issues to cause it to not...
Feb 8, 20235 min read


MicroZed Chronicles: Designing & Debugging DDR4
A few weeks ago, we looked at what to do if you experience issues with DDR3 when bringing up a new board. In this blog, we are going to...
Feb 1, 20233 min read


MicroZed Chronicles: Integration and Debugging System
Over the last few weeks, we have been working to create a simple system which allows debugging from a UART into an AXI Lite network ....
Jan 25, 20233 min read


MicroZed Chronicles: Which Cost Optimized Device?
For many applications, selecting the most appropriate device is critical. Many of our clients are often questioning which device they...
Jan 18, 20233 min read


MicroZed Chronicles: From UART to AXI Lite Debug Access
Last week we examined how we could create a UART with AXI Stream interfaces to enable access to AXI buses in device for debugging. In...
Jan 11, 20239 min read


MicroZed Chronicles: System Integration and Debugging
As we know, FPGA design and FPGA verification are complex businesses. Then, of course, comes integration, at which time the actual...
Jan 4, 20236 min read


MicroZed Chronicles: GTH Clocking
Last week we looked at configuring and deploying multi-gigabit GTH transceivers using the GTH wizard. One of the key things when using...
Dec 21, 20225 min read


High-speed transceivers in Xilinx FPGAs
Introduction It is a common problem in FPGA design to have to send high-bandwidth data (such as video) between two different FPGAs. ...
Dec 15, 20229 min read


MicroZed Chronicles: Chat GPT and AI coding.
A few months ago, we looked at GitHub Copilot. The tool uses AI to assist with the coding process and it felt a little like pair...
Dec 14, 20228 min read


MicroZed Chronicles: UltraScale+ IO, ODELAY3E and Cascading
We looked recently at the UltraScale+ IO resources which provide a range of capabilities that can be very effective in addressing both...
Dec 7, 20226 min read


MicroZed Chronicles: ZU1CG Board and Click Interface
One of the great features about the new Avnet ZU1CG board is the interfacing it provides. It gives us three SYZYGY interfaces along with...
Nov 30, 20223 min read


MicroZed Chronicles: Free Webinars, Workshops, Tutorials and App Notes
One of my passions is sharing information about how we can develop better, more effective FPGA designs. This passion is the driving force...
Nov 23, 20223 min read


MicroZed Chronicles: Stream FIFO
A few months ago, we looked at the AXI Stream FIFO. The AXI Steaming FIFO allows developers to be able to access AXI Streams from AXI...
Nov 16, 20223 min read


MicroZed Chronicles: New Artix and Zynq UltraScale+ Family Members
It is always exciting when new devices are introduced, and this week, AMD Xilinx announced two new devices into the already popular...
Nov 9, 20223 min read


MicroZed Chronicles: 7 Series DDR3 Debugging
It’s common for many custom FPGA board developments to contain a DDR3 memory. Of course, when we develop a custom board, we need to...
Nov 2, 20222 min read


MicroZed Chronicles: Video Frame Read Buffer
Last week we examined the Video Frame Buffer Write (VFBW), which is capable of writing image frames to an external memory. This week, we...
Oct 26, 20222 min read


MicroZed Chronicles: Video Frame Buffer Write
When I’ve previously created image processing blogs or applications, I have tended to use the Video Direct Memory Access (VDMA) module to...
Oct 19, 20223 min read


MicroZed Chronicles: 7 Series to 2035 and beyond!
A few days ago, I noticed that AMD Xilinx had published a blog stating that 7 series devices would be available beyond 2035. I must admit...
Oct 12, 20223 min read


MicroZed Chronicles: Cocotb, AXI Streams and AXI-Lite Slaves
On my journey exploring how Cocotb works on a range of interfaces, this week I am going to look at how we can work with AXI Lite and...
Oct 5, 20223 min read


MicroZed Chronicles: MATLAB, Model Composer, and the Avnet ZUBoard
Over the last few weeks, I have been creating a course centered around the Avnet ZUBoard which will be like the MiniZed and Ultra96-V2...
Sep 28, 20222 min read
bottom of page

