top of page
Log In
Engineering
Training
AI Training
FPGA Development
Mission Critical Design
Electronics for FPGA Development
AI Training
FPGA Development
Mission Critical Design
Electronics for FPGA Development
Content
White papers & presentations
Webinars & workshops
White papers & presentations
Webinars & workshops
Products
Blog
MicroZed Chronicles Archive
MicroZed Chronicles Archive
About
Contact
Menu
Close
Engineering
Training
AI Training
FPGA Development
Mission Critical Design
Electronics for FPGA Development
AI Training
FPGA Development
Mission Critical Design
Electronics for FPGA Development
Content
White papers & presentations
Webinars & workshops
White papers & presentations
Webinars & workshops
Products
Blog
MicroZed Chronicles Archive
MicroZed Chronicles Archive
About
Contact
Menu
Close
...July 2020 onwards (earlier editions are in the
archive
)
Search
Archive
All Posts
AMD
Altera
Lattice
MicroChip
Cologne Chip
Renesas
Efinix
Back to Basics
News
Micros
AI, ML and Image Processing
Guest Bloggers
Rapid Silicon
MicroZed Chronicles: TE0950, DDRMC and NoC
One of the pivotal architectural enhancements in the Versal family of devices was the introduction of the Network on Chip. Within the...
AMD
Mar 20, 2024
4 min read
MicroZed Chronicles: Creating a Versal AI Edge Design
A couple of weeks ago we looked at the Trenz TE0950 development board which contains a Versal AI Edge XCVE2302 device in ES1. This means...
AMD
Jan 17, 2024
4 min read
Engineering
Training
AI Training
FPGA Development
Mission Critical Design
Electronics for FPGA Development
Content
White papers & presentations
Webinars & workshops
Products
Blog
MicroZed Chronicles Archive
About
Contact
bottom of page
