When it comes to developing FPGAs it is often tempting to write our RTL and then try it, in the lab on the hardware to see how it works....