top of page
Log In
Engineering
Training
FPGA Development
Mission Critical Design
Electronics for FPGA Development
FPGA Development
Mission Critical Design
Electronics for FPGA Development
Content
White papers & presentations
Webinars & workshops
White papers & presentations
Webinars & workshops
Products
Blog
MicroZed Chronicles Archive
MicroZed Chronicles Archive
About
Contact
Menu
Close
Home
Engineering
Training
FPGA Development
Mission Critical Design
Electronics for FPGA Development
FPGA Development
Mission Critical Design
Electronics for FPGA Development
Content
White papers & presentations
Webinars & workshops
White papers & presentations
Webinars & workshops
Products
Blog
MicroZed Chronicles Archive
MicroZed Chronicles Archive
About
Contact
Menu
Close
...July 2020 onwards (earlier editions are in the
archive
)
Search
Archive
All Posts
AMD
Altera
Lattice
MicroChip
Cologne Chip
Renesas
Efinix
Back to Basics
News
Micros
AI, ML and Image Processing
Guest Bloggers
Rapid Silicon
MicroZed Chronicles: Vitis HLS and Silexica's SLX Plugin
Silexica has released a plugin for Vitis HLS 2020.2 that adds a new pragma that performs loop interchange.
AMD
Dec 17, 2020
3 min read
Using SLX FPGA in Vitis bottom up flow
Last year, I examined SLX FPGA and used it to optimize IP Cores for implementation in Vivado looking at security and industrial algorithms.
Oct 19, 2020
4 min read
Engineering
Training
FPGA Development
Mission Critical Design
Electronics for FPGA Development
Content
White papers & presentations
Webinars & workshops
Products
Blog
MicroZed Chronicles Archive
About
Contact
bottom of page