top of page


MicroZed Chronicles: Running the Debug Laboratory on Hardware
FPGA Horizons London- October 6th and 7th 2026 - get Tickets here. The $99 Artix UltraScale+ Explorer Board - learn more here In my last blog, I introduced a debug laboratory: a Spartan-7 design that can be deliberately broken. It allows us to select one of six realistic faults at run time and then find them using ILA cores inserted into the design. In this blog, we are going to look not only at running the experiments on hardware, but also at identifying the key characterist
10 hours ago10 min read
bottom of page

