

Migrating Spartan 6 Design to 7 Series & Beyond WP03 – Hardware Design Considerations



Abstract – Migration from an AMD-Xilinx Spartan<sup>®</sup>-6 device to a more modern 7 Series device requires not only device and tool chain migration but also the requirement to update the design of the circuit board. This white paper is intended to demonstrate the major differences and challenges in migrating from Spartan-6 to 7 series design at the hardware level.

To help designers make the transition, this white paper will address:

- Packaging differences
- Power architecture differences and sequencing
- Power Estimation
- IO Planning
- Clock Planning
- Memory changes



# Contents

Spartan-6 White Paper Two	Error! Bookmark not defined.
Abstract	1
List of Figures	2
List of Tables	2
Introduction	3
Packaging Differences.	4
Power Architecture	6
Power Estimation	7
Clocking Networks	9
Pin Planning	9
Conclusion	

# List of Figures

Figure 1 – Digilent Arty S7-50 Power Architecture (source Digilent)	7
Figure 2 – ISE <sup>®</sup> Space Wire Codec Power Estimation	7
Figure 3 – Spartan 7-50 SpaceWire Codec Power Estimation	8
Figure 4 – Codec Power Estimation Confidence Report	8
Figure 5 – Pin Planning Project in Vivado <sup>®</sup> ML Tools	10
Figure 6 – Auto placing I/O Pins	10
Figure 7 – Simultaneous Switching Output Report	11
Figure 8 – Exporting the IBIS Model	11
Figure 9 – Assigning Signals to Banks in Vivado ML Memory Interface Generator	12

## List of Tables

Table 1 – IO Density Migration	.4
Table 2 – IO Features	.5
Table 3 – Multi and Single Region Clock Capabilities	.9



#### Introduction

This white paper outlines the key changes which must be considered when updating an electronic circuit board design to migrate from a Spartan-6 FPGA (Field Programmable Gate Array) to a 7 series device or beyond. This white paper will look at selecting the most appropriate package, understanding the power architecture and sequencing.

Once the fundamentals of packing and power supply requirements have been understood, the white paper will further introduce power estimation, IO banking, pin planning, and how to design for high-speed DDR (Double Data Rate) memory interfaces.



## Packaging Differences

One of the major differences between Spartan-6 FPGA and 7 series and UltraScale<sup>™</sup> devices is in the packaging, pin out, and available IO. Spartan-6 devices offer the developer a range of packages from the Quad Flat Pack TQ144 package to the Fine Grid 900 Ball Grid Array. This range of devices provides the developer between 102 and 576 IOs which can be used.

7 series and UltraScale devices do not provide a package in quad flat pack package; however there are a range of other packages available which provides the developer with the IO density required.

The table below can be used to aid selection of the correct package which provides the necessary IO density.

S6 Package	S6 User IO	S7 Package	A7 Package	K7 Package	KUS Package
TQ144	102	CSGA225	CPG236	FBG484	NA
CPG196	106	CSGA225	CPG236	FBG484	NA
CSG225	160	CSGA324	CSG324	FBG484	NA
FFG256	186	CSGA324	FGG484	FBG484	NA
CSG324	232	FGGA484	FGG484	FBG676	NA
FGG484 / CSG484	338	FGGA484	FGG676	FBG676	NA
FG676	498	NA	FGG1156	FBG900	NA
FG900	576	NA	NA	NA	A1517

#### Table 1 – IO Density Migration

In addition to the IO density, the IO type must be selected appropriately. Spartan-6 devices offer a single IO Bank type which can implement IO standards from 3v3 to 1v2 single ended standards and differential standards such as LVDS (Low Voltage Differential Signalling).

7 series and UltraScale devices provide two different classes of IO bank - high performance and high range. High range banks provide voltage standards from 3v3 to 1v2 along with several differential standards including those commonly used for communication e.g., LVDS and those commonly used with DDR3 and DDR3L, such as DIFF\_SSTL135 and DIFF\_SSTL15.

Higher performance banks, provide the developer with higher performance IO Standards intended for use in high bandwidth chip-to-chip and memory interfaces. High performance IO banks support voltage standards up to 1v8 and provide additional features beyond that provided by High range banks such as Digitally Controlled Impedance and fine output delays.



#### Table 2 – IO Features

Feature	HP Bank	HR Bank
3.3v IO Standard	NA	Supported
2.5v IO Standard	NA	Supported
1.8v IO Standard	Supported	Supported
1.5v IO Standard	Supported	Supported
1.35v IO Standard	Supported	Supported
1.2v IO Standard	Supported	Supported
LVDS	Supported	Supported
VCCAux IO	Supported	NA
DCI	Supported	NA
Internal Vref	Supported	Supported
Diff Term	Supported	Supported
IDELAY	Supported	Supported
ODELAY	Supported	NA
IDELAYCTRL	Supported	Supported
ISERDES	Supported	Supported
OSERDES	Supported	Supported
ZHOLD Delay	NA	Supported

When selecting devices for IO migration, not only must IO density be considered, but the developer must also ensure the IO density is sufficient in each of the HP (High Performance) and HR (High Range) banks provided.



#### **Power Architecture**

The major difference between the Spartan-6 devices and 7-series devices is in the power architecture.

The main supplies for the Spartan-6 devices are the core, auxiliary, IO bank voltages, along with the battery and fuse supplies. Powering up or down a Spartan-6 device does not require any sequencing of the power rails.

7 series devices have similar power requirements with core, auxiliary, BRAM, IO bank voltages, battery, and ADC supplies. Just like with Spartan-6 power supplies, several supplies which use a common voltage can be supplied from the same regulator

Of course, as the 7 series devices are fabricated at a lower node (28nm) compared to Spartan-6 device's 45 nm, the core voltage is reduced. This lower node also means the overall power consumption is reduced and performance of the device is increased when compared to Spartan-6 devices.

In a change from the Spartan-6 solutions, there is a need for power supply sequencing on power up and down in 7 series devices. Developers should pay consideration to the 7 series AC and DC Switch characteristics data sheet. If a Zynq 7000 is to be used, then answer record <u>AR 65240</u> must be followed to prevent impacts on the device EFUSE.

Failure to follow the power supply sequencing can result in increased currents being drawn during power on, or failure of the IO to enter a tri-state.

To address both the current and the sequencing requirements, designers often use a Power Management IC (PMIC) device. These devices are available in a range of capabilities to meet the FPGA power rail requirements while also enabling programmable rail sequencing. PMIC also often support in-circuit power management using PMBus over I2C, which enables power levels to be set and prognostics such as current draw etc. to be monitored in real time. One typical implementation from the Digilent Arty S70-50 can be seen below, where a single PMIC provides all the rails necessary.






Figure 1 – Digilent Arty S7-50 Power Architecture (source Digilent)

DDRVTT 0.75V 0.675V

#### **Power Estimation**

To correctly size the power architecture, we need an accurate estimation of the power requirements for the FPGA in its application. Both ISE and Vivado ML tools provide the ability to accurately estimate the power required.

Of course, to get the most accurate power estimation, the developer needs to provide the best information. We can start our power estimation journey by using the most appropriate power estimation spreadsheets, knowing the resources required in the ISE implementation eases the power estimation for 7 series or UltraScale devices.

Within ISE, we can extract an estimation for the power required at the end of the implementation process. In the example below, this is the power required in ISE for the implementation of a Space Wire Codec.




Figure 2 – ISE Space Wire Codec Power Estimation

Registered Office: 1 Bunting Street, Newhall, Harlow, Essex, CM17 9GN Company Number: 9350139



When migrating the design to a 7 Series Arty S7-50, we can implement the design in Vivado ML and obtain an updated power estimation for that implementation.


This implementation predicts a lower power dissipation. However in Vivado ML, the tool reports a confidence level on its prediction. In this case the confidence level is low, which means the prediction is likely to be more pessimistic.

(1%)

(1%)

(9%)

**On-Chip Power** Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or Dynamic: vectorless analysis. 0.176 W (71%) 15% Total On-Chip Power: 0.247 W Clocks: 0.026 W (15%) Design Power Budget: Not Specified 71% Signals: 0.003 W 9% Power Budget Margin: N/A Logic: 0.002 W Junction Temperature: 26.2°C BRAM: 0.016 W 61% Thermal Margin: 58.8°C (11.8 W) MMCM: 0.108 W (61%) Effective & JA: 4.9°C/W I/O: 0.021 W (13%) 13% 29% Power supplied to off-chip devices: 0 W Confidence level: Low Device Static: 0.071W (29%) Launch Power Constraint Advisor to find and fix invalid switching activity



	Co	onfidence Level Details	×	
-	Design State:	High Design is routed		
2	Clock Activity:	High User specified more than 95% of clocks		
8	I/O Activity:	Low More than 75% of inputs are missing user specification		
^	Internal Activity:	Medium User specified less than 25% of internal nodes		
-	Characterization Data:	High Device models are Production		

Figure 4 – Codec Power Estimation Confidence Report

To increase the accuracy of the power estimation, the IO and Internal activity can be improved by running a simulation and outputting a Switching Activity Interchange Format (SAIF). This file can be loaded into the power estimator to increase the accuracy of the overall power estimation.

A more accurate estimation enables better sizing of the power supply solution.



## **Clocking Networks**

7 series devices provide the developer with several clocking options as each IO bank provides the user with several clock capable pins. These pins provide either the ability to clock multiple clock regions (MRCC) or single clock regions (SRCC)

MRCC pins can drive the widest range of clocking resource within the device. They can access up to three additional clocking regions using the BufR and the global clock network, while SRCC pins can access the resources of a single clock region and the global clock network. Each IO bank provides two SRCC and two MRCC pins.

<b>Clocking Function or Pin</b>	Directly Driven By	Used to Directly Drive
Multi-region clock-capable I/O (MRCC) There are two pin/pairs in each bank.	External Clock	<ul> <li>MRCCs that are located in the same clock region and on the same left/right side of the device drive:</li> <li>Four BUFIOs</li> <li>Four BUFRs</li> <li>Two BUFMRs</li> <li>One CMT (one MMCM and one PLL)</li> <li>CMTs above and below (using limited CMT backbone resources)<sup>(1)</sup>.</li> <li>MRCCs within the same half top/bottom drive:</li> <li>16 BUFGs</li> <li>MRCCs within the same horizontally adjacent clock regions drive:</li> <li>BUFHs</li> </ul>
Single-region clock-capable I/O (SRCC) There are two pin/pairs in each bank.	External Clock	<ul> <li>SRCCs that are located in the same clock region and on the same left/right side of the device drive:</li> <li>Four BUFIOs</li> <li>Four BUFRS</li> <li>One CMT (one MMCM and one PLL)</li> <li>CMTs above and below (using limited CMT backbone resources)<sup>(1)</sup>.</li> <li>SRCCs within the same half top/bottom drive:</li> <li>16 BUFGs</li> <li>SRCCs within the same horizontally adjacent clock region drive:</li> <li>BUFHs</li> </ul>

#### Table 3 – Multi and Single Region Clock Capabilities

#### Pin Planning

Migration from Spartan-6 FPGA to 7 series and UltraScale devices comes with a need to migrate the pin out of the device. To ensure no errors can be introduced before the layout is finalised, Vivado ML tools enable developers to create a Pin Planning project.

A pin planning project enables developers to read in a CSV or XDC (Xilinx Design Constraints) file which defines the pin locations and IO standards. When migrating a design from Spartan-6 to 7 series and UltraScale devices, the IO requirements will be clearly defined from the previous Spartan-6 implementation.



Sources	Netlist	Device	Constraints ×		? _ [	1 [5	Package	× Devic	e x														?	
Q Z	÷ –					0	+ +	0.0	10010	NIOI														
Internal	VREF												1 2	2 4 5 1	. 7 . 0	10 11 12 13	14 15 16 17	10						
□ 0.6V						^	A																	
= 0.675V	/						-						÷.											
🕒 0.75V						- 11	Ģ																	
© 0.9V							E											ğ						
NONE	(5)						F						22											
	Bank 14						н																	
A 10	Donk 1E					~	ы. 1																	
	iks on volta	ges or th	e "NONE" folder to	set/un	set Internal		L L																	
REF.							м										0000	) C						
rkane Pir	Propertie	• v	Clock Regions		? _ [	1.15	N P									+++								
-			ono antiogram				R											iĝ.						
F15					<b>←</b>   →	۰	T																	
La.m.e.						0								ŏooi			<b>inn</b>							
I Console		ges F	Package Pins	< 1/01	Ports																		? _	
Console	0   • <b>q</b>						Dir	Veen Ba	ek.	Bask Type	Pute Crows	Turna	Diff Pair	Clask	Voltage	Casta	YADO	Cisabiliti	HCB	DOL 1	ou Can	Min Trace Dis (no)		
Console	⊕   •C	Prohibit	Ports	~ 1	VO Std		Dir	Vcco Ba		Bank Type HIGH RANGE	Byte Group	Type User IQ	Diff Pair	Clock	Voltage	Config	XADC	Gigabit I/O	MCB	PCI I	Low Cap	Min Trace Dly (ps)	Max Trace Dly (ps)	;)
Console The Ave U12	0   • <b>q</b>	Prohibit		∨1 ∀			Dir Unknown Unknown	I/C	Bank 14	HIGH_RANGE	Byte Group	Type User IO User IO	Diff Pair L21P L18P	Clock	Voltage	Config	XADC	Gigabit I/O	MCB	PCI I	Low Cap	Min Trace Dly (ps) 50.43 58.63		;) 14
Console The Aviant U12 H15	⊕ I •C vailable 0	Prohibit	Ports SpW_Din_P[0]	~ 1 ~	I/O Std LVTTL*	*	Unknown	I/C	Bank 14 Bank 15		Byte Group	User IO	L21P	Clock	Voltage	Config	XADC	Gigabit I/O	MCB	PCI I	Low Cap	50.43	Max Trace Dly (ps) 50.94	5) 14
Console The Aviant U12 H15 H17	<pre> +C vailable 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</pre>	Prohibit	Ports SpW_Din_P[0] MII_TX_EN	~ 1 ~ ~	I/O Std LVTTL* LVTTL*	•	Unknown Unknown		Bank 14 Bank 15 Bank 15	HIGH_RANGE HIGH_RANGE	Byte Group	User IO User IO	L21P L18P	Clock	Voltage	Config	XADC	Gigabit I/O	MCB	PCI I	Low Cap	50.43 58.63	Max Trace Dly (ps) 50.94 59.22	s) 14 12
Console The Ave U12 H15 H17 J13	Image: Constraint of the second se	Prohibit	Ports SpW_Din_P[0] MII_TX_EN MII_TX_D[3]	× 1 × ×	NO Std LVTTL* LVTTL* LVTTL*	•	Unknown Unknown Unknown		9 Bank 14 9 Bank 15 9 Bank 15 9 Bank 15 9 Bank 15	HIGH_RANGE HIGH_RANGE HIGH_RANGE	Byte Group	User IO User IO User IO	L21P L18P L22N	Clock	Voltage	Config	XADC	Gigabit I/O	MCB	PCI I	Low Cap	50.43 58.63 68.89	Max Trace Dly (ps) 50.94 59.22 69.56	s) 14 12 18
Console The Ave U12 H15 H17 J13 J14	Image: A constraint of the second se	Prohibit	Ports SpW_Din_P[0] MII_TX_EN MII_TX_D[3] MII_TX_D[2]	> 1 > 2 > 2 > 2 > 2 > 2	VO Std LVTTL* LVTTL* LVTTL* LVTTL*	•	Unknown Unknown Unknown Unknown		9 Bank 14 9 Bank 15 9 Bank 15 9 Bank 15 9 Bank 15 9 Bank 15	HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE	Byte Group	User IO User IO User IO Multi-function	L21P L18P L22N L24P	Clock	Voltage	Config	XADC	Gigabit I/O	MCB	PCI I	Low Cap	50.43 58.63 68.89 44.26	Max Trace Dly (ps) 50.94 59.22 69.58 44.71	s) 14 12 18
Console The An U12 H15 H17 J13 J14 H14	• •C vailable 0 0 0 0 0 0	Prohibit	Ports SpW_Din_P[0] MII_TX_EN MII_TX_D[3] MII_TX_D[2] MII_TX_D[1]	> 1 > > > > >	NO Std LVTTL* LVTTL* LVTTL* LVTTL* LVTTL*	* * *	Unknown Unknown Unknown Unknown Unknown		0 Bank 14 0 Bank 15 0 Bank 15 0 Bank 15 0 Bank 15 0 Bank 15 0 Bank 15	HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE	Byte Group	User IO User IO User IO Multi-function Multi-function	L21P L18P L22N L24P L24N	Clock	Voltage	Config	XADC	Gigabit I/O	MCB	PCI I	Low Cap	50.43 58.63 68.89 44.26 48.57	Max Trace Dly (ps) 50.94 59.22 69.58 44.71 49.00	<ul> <li>i)</li> <li>i4</li> <li>i2</li> <li>i8</li> <li>i6</li> <li>i8</li> </ul>
Console	• •C •vailable 0 0 0 0 0 0 0 0 0	Prohibit	Ports SpW_Din_P(0) MII_TX_EN MII_TX_D(3) MII_TX_D(2) MII_TX_D(1) MII_TX_D(1)		NO Std LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL*	*	Unknown Unknown Unknown Unknown Unknown Unknown		0 Bank 14 0 Bank 15 0 Bank 15 0 Bank 15 0 Bank 15 0 Bank 15 0 Bank 15	HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE	Byte Group	User IO User IO User IO Multi-function Multi-function User IO	L21P L18P L22N L24P L24N L24N L20N	Clock	Voltage	Config	XADC AD10P	Gigabit I/O	MCB	PCI I	Low Cap	50.43 58.63 68.89 44.26 48.57 42.35	Max Trace Diy (ps) 50.94 59.22 69.58 44.71 49.00 42.78	<ul> <li>i)</li> <li>i4</li> <li>i2</li> <li>i8</li> <li>i1</li> <li>i6</li> <li>i8</li> <li>i3</li> </ul>
Console The Av U12 H15 H17 J13 J14 H14 H16 C17	•C     •	Prohibit	Ports SpW_Din_P[0] MI_TX_EN MI_TX_D[3] MI_TX_D[2] MI_TX_D[1] MI_TX_D[0] MI_TX_CLK	> 1 > 2 > 2 > 2 > 2 > 2 > 2 > 2 > 2 > 2 > 2	NO Std LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL*	*	Unknown Unknown Unknown Unknown Unknown Unknown		0 Bank 14 0 Bank 15 0 Bank 15	HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE	Byte Group	User IO User IO User IO Multi-function Multi-function User IO User IO	L21P L18P L22N L24P L24N L24N L20N L22P	Clock	Voltage	Config		Gigabit I/O	MCB	PCI I	Low Cap	50.43 58.63 68.89 44.26 48.57 42.35 68.15	Max Trace Dly (ps) 50.94 59.22 69.55 44.71 49.00 42.75 68.83	<ul> <li>a)</li> <li>b)</li> <li>b</li></ul>
Console	<ul> <li>•(*</li> <li>vailable</li> <li>0</li> <li< td=""><td>Prohibit</td><td>Ports SpW_Din_P(0) MII_TX_EN MII_TX_D(3) MII_TX_D(2) MII_TX_D(2) MII_TX_C(1) MII_TX_C(1) MII_TX_CLK MII_RX_ER</td><td>&gt; 1 &gt; 2 &gt; 2 &gt; 2 &gt; 2 &gt; 2 &gt; 2 &gt; 2 &gt; 2 &gt; 2 &gt; 2</td><td>NO Std LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL*</td><td>* * * * * * * * * * * * * * * * * * * *</td><td>Unknown Unknown Unknown Unknown Unknown Unknown Unknown</td><td></td><td>0 Bank 14 0 Bank 15 0 Bank 15</td><td>HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE</td><td>Byte Group</td><td>User IO User IO User IO Multi-function Multi-function User IO User IO Multi-function</td><td>L21P L18P L22N L24P L24N L24N L20N L22P L8P</td><td></td><td>Voltage</td><td>Config</td><td></td><td>Gigabit I/O</td><td>MCB</td><td>PCI I</td><td>Low Cap</td><td>50.43 58.63 68.89 44.26 48.57 42.35 68.15 86.83</td><td>Max Trace Diy (ps) 50.94 59.22 69.56 44.71 49.00 42.76 68.83 87.3</td><td><ol> <li>4</li> <li>2</li> <li>3</li> <li>7</li> <li>4</li> </ol></td></li<></ul>	Prohibit	Ports SpW_Din_P(0) MII_TX_EN MII_TX_D(3) MII_TX_D(2) MII_TX_D(2) MII_TX_C(1) MII_TX_C(1) MII_TX_CLK MII_RX_ER	> 1 > 2 > 2 > 2 > 2 > 2 > 2 > 2 > 2 > 2 > 2	NO Std LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL*	* * * * * * * * * * * * * * * * * * * *	Unknown Unknown Unknown Unknown Unknown Unknown Unknown		0 Bank 14 0 Bank 15 0 Bank 15	HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE	Byte Group	User IO User IO User IO Multi-function Multi-function User IO User IO Multi-function	L21P L18P L22N L24P L24N L24N L20N L22P L8P		Voltage	Config		Gigabit I/O	MCB	PCI I	Low Cap	50.43 58.63 68.89 44.26 48.57 42.35 68.15 86.83	Max Trace Diy (ps) 50.94 59.22 69.56 44.71 49.00 42.76 68.83 87.3	<ol> <li>4</li> <li>2</li> <li>3</li> <li>7</li> <li>4</li> </ol>
Console		Prohibit	Ports SpW_Din_P(0) MI_TX_EN MI_TX_D(3) MI_TX_D(2) MI_TX_D(1) MI_TX_C(1) MI_TX_CLK MI_TX_CLK MI_RX_ER MI_RX_DV		NO SId LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL*	* * * * * * * * * * * * * * * * * * * *	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown		D Bank 14 ) Bank 15 ) Bank 15	HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE	Byte Group	User IO User IO User IO Multi-function Multi-function User IO User IO Multi-function Multi-function	L21P L18P L22N L24P L24N L20N L20N L22P L8P L14P	SRCC	Voltage	Config		Gigabit I/O	MCB	PCI I	Low Cap	50.43 58.63 68.89 44.26 48.57 42.35 68.15 86.83 62.81	Max Trace Dly (ps) 50 94 59 22 69 56 44 71 49 06 42 75 68 83 87 7 63 44	<ol> <li>a</li> <li>b</li> <li>a</li> <li>a</li></ol>
Console me Av U12 H15 H17 J13 J14 H14 H16 C17 G16 G17 E18	• •t vailable 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Prohibit	Ports SpW_Din_P[0] MI_TX_EN MI_TX_0[3] MI_TX_0[2] MI_TX_0[1] MI_TX_0[0] MI_TX_CLK MI_TX_CLK MI_RX_ER MI_RX_DV MI_RX_0[3]		NO Std LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL*	*	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown		D Bank 14 D Bank 15 D Bank 15	HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE	Byte Group	User IO User IO User IO Multi-function Multi-function User IO Multi-function Multi-function	L21P L18P L22N L24P L24N L24N L20N L22P L8P L14P L14N	SRCC	Voltage	Config		Gigabit I/O	MCB	PCI I	Low Cap	50.43 58.63 68.89 44.26 48.57 42.35 68.15 88.83 62.81 60.91	Max Trace Dly (ps) 50.94 59.22 69.52 44.71 49.06 42.76 68.63 87.73 63.44 61.52	<ol> <li>a</li> <li>a</li></ol>
Console me Av U12 H15 H17 J13 J14 H14 H16 C17 G16 G17 E18 E17	• •t: vailable 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Prohibit	Ports SpW_Din_P(0) MI_TX_EN MI_TX_D(2) MI_TX_D(2) MI_TX_D(2) MI_TX_CLK MI_TX_CLK MI_TX_CLK MI_TX_CLK MI_TX_D(2) MI_TX_D(2)		NO SId LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL*	•	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown		D Bank 14 D Bank 15 D Bank 15	HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE	Byte Group	User IO User IO User IO Multi-function Multi-function User IO Multi-function Multi-function User IO	L21P L18P L22N L24P L24N L24N L20N L22P L8P L14P L14N L16N	SRCC	Voltage	Config	AD10P	Gigabit MO	MCB	PCI I	Low Cap	50.43 58.63 68.89 44.26 48.57 42.35 56.815 86.83 66.83 66.83 66.83 66.91 60.91 63.79	Max Trace Dly (ps) 50.94 59.22 69.55 44.71 49.06 42.76 68.83 87.7 83.44 61.55 64.43	i) i4 i2 i8 i1 i6 i3 i3 i7 i4 i2 i3 i2
I Console           L         X           ame         A           0 U12         H15           H17         J13           J14         H16           C17         G16           G47         E18           E17         D18	• • • • • • • • • • • • • • • • • • •		Ports SpW_Din_P[0] MI_TX_EN MI_TX_D[3] MI_TX_D[2] MI_TX_D[2] MI_TX_C[0] MI_TX_CLK MI_RX_ER MI_RX_D[2] MI_RX_D[2] MI_RX_D[1]		NO SM LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL*	* * * * * * * * * * * * * * * * * * * *	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown		9 Bank 14 9 Bank 15 9 Bank 15	HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE	Byte Group	User IO User IO Multi-function Multi-function User IO User IO Multi-function Multi-function User IO Multi-function	L21P L18P L22N L24P L24N L24N L22P L22P L3P L14P L14N L16N L10N L11P	SRCC	Voltage	Config	AD10P	Gigabit IIO	MCB	PCI I	Low Cap	50.43 58.63 68.89 44.26 48.57 42.35 68.15 86.83 62.81 60.91 60.91 63.79 72.1	Max Trace Dly (ps) 50.94 59.92 69.55 44.71 49.06 42.77 68.83 87.7 63.44 61.55 61.44 72.85	<ul> <li>i)</li> <li>i4</li> <li>i2</li> <li>i8</li> <li>i3</li> <li>i3</li> <li>i4</li> <li>i2</li> <li>i3</li> <li>i2</li> <li>i4</li> <li>i2</li> <li>i4</li> <li>i2</li> <li>i4</li> </ul>
cl Console Q 조	• • • • • • • • • • • • • • • • • • •		Ports SpW_Din_P(0) MIL_TX_EN MIL_TX_D(2) MIL_TX_D(1) MIL_TX_D(1) MIL_TX_CL(2) MIL_TX_CL(2) MIL_RX_D(2) MIL_RX_D(2) MIL_RX_D(1) MIL_RX_D(0)		NO SId LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL* LVTTL*	· · · · · · · · ·	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown		9 Bank 14 9 Bank 15 9 Bank 15	HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE HIGH_RANGE	Byte Group	User IO User IO User IO Multi-function Multi-function User IO Multi-function Multi-function User IO User IO Multi-function Multi-function Multi-function	L21P L18P L22N L24P L24N L24N L22P L22P L3P L14P L14N L16N L10N L11P	SRCC SRCC SRCC	Voltage	Config	AD10P	Gigabit I/O	MCB	PCI I	Low Cap	50.43 58.63 68.69 44.26 44.26 56.81 56.83 52.81 60.91 63.79 72.1 64.39	Max Trace Dly (ps) 50.94 59.24 69.55 44.71 40.00 42.75 68.83 87.7 63.44 61.55 64.43 72.82 65.04	<ol> <li>))</li> <li>)4</li> <li>)2</li> <li>)3</li> <li>)4</li> <li>)4</li> <li>)2</li> <li>)4</li> <li>)4</li> <li>)2</li> <li>)4</li> <li>)</li></ol>

Figure 5 – Pin Planning Project in Vivado ML Tools

To help create a valid pin allocation which complies with IO Banking rules, Vivado ML tools can automatically place the I/O ports using the information provided.

🝌 pin\_plan - [C:/hdl\_projects/pin\_plan/pin\_plan.xpr] - Vivado 2021.1\_AR76668

<u>F</u> ile <u>E</u> dit F <u>l</u> ow	Tools	Rep <u>o</u> rts <u>W</u> indow La <u>v</u> out ⊻iew <u>H</u> elp	Q- Quick Access	
- 🕒 🔛 🛧 🛹		I/O Planning	Create I/O Ports	
Flow Navigator 🔮 🗧		Edit Device Properties	Autoplace I/O Ports	
✓ PROJECT MANAGE	F	Create Interface Definition	<u>F</u> ix Ports	Package
🔅 Settings		Run Tcl Script	<u>U</u> nfix Ports	. uonugo
		Property Editor Ctrl+J	Set Part Compatibility	+   +
✓ I/O PLANNING		Generate Memory Configuration File		
✓ Open I/O Design		Compile Simulation Libraries	î	А B
Import I/O Por	1	Vivado Store		С
Create I/O Po	r	Custom Commands		D E
Report DRC		Launch Vitis IDE		F G
Report Noise	Q	Language Templates	~	н J
Export I/O Por	•	Settings	o set/unset Internal	к
Migrate to RT	L	VREF.		M
				N

Figure 6 – Auto placing I/O Pins



To aid the development of the circuit board and especially signal integrity of the signals, both simultaneous switching outputs can be analysed and an IBIS file can be exported.

Name	Port	I/O Std	Vcco	Slew	Drive Strength (	Off-Chip Termina	Remaining Margin (%)	Notes
🗸 为 I/O Bank 34 (12)		multiple	1.50	FAST	multiple	FP_VTT_50		
🔎 К1	DDR3_0_dm[1]	SSTL15	1.50	FAST		FP_VTT_50	76.45	
🔎 J1	DDR3_0_dq[8]	SSTL15	1.50	FAST		FP_VTT_50	76.45	
🔎 L3	DDR3_0_dq[9]	SSTL15	1.50	FAST		FP_VTT_50	76.45	
🔎 К2	DDR3_0_dq[10]	SSTL15	1.50	FAST		FP_VTT_50	76.45	
🔎 H2	DDR3_0_dq[11]	SSTL15	1.50	FAST		FP_VTT_50	76.45	
🔎 H1	DDR3_0_dq[12]	SSTL15	1.50	FAST		FP_VTT_50	76.45	
🔎 М2	DDR3_0_dq[13]	SSTL15	1.50	FAST		FP_VTT_50	76.45	
🔎 L2	DDR3_0_dq[14]	SSTL15	1.50	FAST		FP_VTT_50	76.45	
🔎 N3	DDR3_0_dq[15]	SSTL15	1.50	FAST		FP_VTT_50	76.45	
🔎 N1	DDR3_0_dqs_p[1]	DIFF_SSTL15	1.50	FAST		FP_VTT_50	76.45	
🔎 М1	DDR3_0_dqs_n[1]	DIFF_SSTL15	1.50	FAST		FP_VTT_50	76.45	
🔎 N2	DDR3_0_reset_n	LVCMOS15	1.50	FAST	12	FP_VTT_50	76.45	

Figure 7 – Simultaneous Switching Output Report

🝌 pin\_plan - [C:/hdl\_projects/pin\_plan/pin\_plan.xpr] - Vivado 2021.1\_AR76668

	<u>F</u> ile	<u>E</u> dit F <u>l</u> ow <u>T</u> ools	Rep <u>o</u> rts	s <u>W</u> indow La <u>v</u> out <u>V</u> iew <u>H</u> elp
		Project	+	🗠 🖻 🏘 🗶 🖉 🔀 (
Į		<u>C</u> lose Project	S	SIGN * - xc7s50csga324-1
1		Migrate to RTL		es Netlist Device Constraints >
		<u>C</u> lose I/O Design		<b>X ♦ −</b>
		<u>C</u> onstraints		Iternal VREF
1		Simulation Waveform		0.6V
		Chec <u>k</u> point		0.675V
		<u>I</u> P		0.75V 0.9V
		Text E <u>d</u> itor		NONE (5)
		I <u>m</u> port		为 I/O Bank 14
		Export	•	Export <u>H</u> ardware
		Print	Ctrl+P	Export Constraints DNE" folder 1
		Exit		Export IBIS Model
			I/O Ba	Export I/O Ports
			≫ I/C	Export Bitstream File
			Name	Export Simulation
			Gene	eral Properties Port Summary Pa

Figure 8 – Exporting the IBIS Model



As part of the migration, the opportunity may be taken to update memory interfaces, for example migrating from SDRAM to DDR.

Pin allocation for SDRAM / DDR memories is quite different between Spartan-6 and 7 series devices. Spartan 6 devices have a hard macro memory controller implemented in the silicon. This means the pin allocation for SDR/DDR is fixed and the developer must make appropriate connections in the schematic.

7 series devices use softcore memory controller which can be implemented on any IO bank. This however means the pinout is more flexible and there is a possibility of the developer making an incorrect connection.

To ensure this cannot be the case when developing 7 series solutions which use DDR memories Vivado ML provides the developer with the ability to assign address, control, and data signals when the memory interface generator is used.

For new designs in Vivado ML, the memory interface generator enables allocation of signal groups to banks.

ML Editions	within 3 vertical bar of these banks for ensure no conflict Bank selection may	nks. The interface default configur s with the config be restricted to l	a canno ations uration High P	ot span horizontally •. If bank(s) 14,15 is n pin. For complete erformance columr	*Bank(s) 14,15 d s selected for you information see U	ontain con r memory G586 Bank	ta and Address/Control mu nfiguration pins. MIG tries controller, XDC should b k and Pin rules. ce data rate selected	s to avoid usage
n Compatible FPGAs	Address/Control : 🖉	26/26 Data:	9 2212	22				4
emory Selection	HR Bank							
ontroller Options	Bank 16	Signal Sets						
(I Parameter	Byte Group T0	Unassigned	•					
emory Options	Byte Group T1	Unassigned	•					
'GA Options	Byte Group T2	Unassigned	*					
tended FPGA Options	Byte Group T3	Unassigned						
Planning Options	HR Bank*			HR Bank				
nk Selection	Bank 15	Signal Sets		Bank 35	Signal Sets			
stem Signals Selection	Byte Group T0	Unassigned		Byte Group T0	Address/Ctrl-0			
mmary	Byte Group T1	Unassigned	*	Byte Group T1	Address/Ctrl-1	•		
nulation Options	Byte Group T2	Unassigned		Byte Group T2	Address/Ctrl-2	*		
B information	Byte Group T3	Unassigned		Byte Group T3	DQ[0-7]	•		
sign Notes	HR Bank*			HR Bank				
	Bank 14	Signal Sets		Bank 34	Signal Sets			
	Byte Group T0	Unassigned		Byte Group T0	Unassigned	*		
	Byte Group T1	Unassigned	Ŧ	Byte Group T1	DQ[8-15]	•		
	Byte Group T2	Unassigned		Byte Group T2	Unassigned	•		
	Byte Group T3	Unassigned		Byte Group T3	Unassigned	•		
	HR Bank			HR Bank				
						[	Deselect Banks F	Restore Defaults

Figure 9 – Assigning Signals to Banks in Vivado ML Memory Interface Generator

These pins will be fully elaborated and allocated as the design is synthesised, ensuring a valid pin out can be used with confidence.



Sources Netlist Device Constra	ints × ?	_ 🗆 🖾 🛛 Pac	ckage × Device	×											?
Q X 🖨 🗕		• ÷	⇒ 0	x   x   o											
<ul> <li>Internal VREF</li> </ul>															
🗁 0.6V		^				3				C,					
🗁 0.675V									-F	2					
🖨 0.75V						аў.									
🗁 0.9V		~				5				<b>P</b>					
Drop VO banks on voltages or the "NONE VREF.	E" folder to set/unset Inte	ernal													
/O Port Interface Properties × Clo B RST.SYS_RST_0_54576	ck Regions ?	- □ □ →   <b>◊</b>													
	teports Design Run	s Package Pins	I/O Ports ×												?
Q   ≚   ≑   <b>≣</b>   +   ⅓	teports Design Run Direction	Board Part Pin		Neg Diff Pair	Package Pin Fixed	Bank	I/O Std	V	cco 1	Vref	Drive Strength	Siew Type		Pull Type	?
Q   <u>X</u>   <b>♦   •1   +   1  </b> Name				Neg Diff Pair	Package Pin Fixed	Bank	VO Std	V	CC0 1	Vref	Drive Strength	Slew Type			?
Q   꽃   ≑   •€   +   ⅓   Jame	Direction			Neg Diff Pair	-	Bank	I/O Std LVCMOS18	V.		Vref	Drive Strength	Slew Type			?
Q,   ¥,   ♦   ¶   +   ⅓   lame → All ports (52)	Direction			Neg Diff Pair		Bank				Vref	Drive Strength	Slew Type		Pull Type	?
Q ★ + + H lame All ports (52) > B CLK.SYS_CLK_1_0_54576 (1)	Direction			Neg Diff Pair			LVCMOS18	* 1 *	1.800	Vref (Multiple)	Drive Strength (Multiple)	Slew Type FAST		Pull Type NONE	?
Q.         ₹         ♦         ●         +         54           Jame         ∴         All ports (52)         >         ∴         CLK.SYS_CLK_I_0_54576 (1)           >         ℃ CLK_IN1_D_0_54576 (2)         .         .         .         .	Direction IN IN			Neg Diff Pair		(Multiple)	LVCMOS18 DIFF_HSTL_II_18	* 1 *	1.800			,,	~	Pull Type NONE NONE	?
Q ★ ♦ ₩ + 5	Direction IN IN (Multiple)			Neg Diff Pair		(Multiple) 35	LVCMOS18 DIFF_HSTL_II_18 (Multiple)*	• 1 • 1	1.800	(Multiple)		FAST	* *	Pull Type NONE NONE NONE	?
Q ★ + + + + + + + + + + + + + + + + + +	Direction IN IN (Multiple) OUT			Neg Diff Pair	- 	(Multiple) 35 35	LVCMOS18 DIFF_HSTL_II_18 (Multiple)* SSTL15*	• 1 • 1 • 1	1.800 1.500 1.500	(Multiple) 0.750		FAST	> > >	Pull Type NONE NONE NONE NONE	?
Q ¥ + ₩ + 13 Name → Alports (52) → 3a CLK_NYL_D_S4576 (1) → 3a CLK_NYL_D_S4576 (2) → 3b DDR3_0_S4576 (48) → 4b DDR3_0_s467 (14) → 4b DDR3_0_s4a (13)	Direction IN IN (Multiple) OUT OUT				- 	(Multiple) 35 35 35	LVCMOS18 DIFF_HSTL_II_18 (Multiple)* SSTL15* SSTL15*	* 1 * 1 * 1 * 1	1.800 1.500 1.500 1.500	(Multiple) 0.750		FAST FAST FAST	> > > >	Pull Type NONE NONE NONE NONE NONE	?
Q	Direction IN IN (Multiple) OUT OUT OUT				- 	(Multiple) 35 35 35 35 35	LVCMOS18 DIFF_HSTL_II_18 (Multiple)* SSTL15* SSTL15* DIFF_SSTL15*	* 1 * 1 * 1 * 1 * 1	1.800 1.500 1.500 1.500 1.500	(Multiple) 0.750 0.750		FAST FAST FAST FAST	> > > >	Pull Type NONE NONE NONE NONE NONE NONE	?
Q	Direction IN (Multiple) OUT OUT OUT OUT				9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	(Multiple) 35 35 35 35 35 35	LVCMOS18 DIFF_HSTL_II_18 (Multiple)* SSTL15* SSTL15* DIFF_SSTL15* SSTL15*	* 1 * 1 * 1 * 1 * 1 * 1 * 1	1.800 1.500 1.500 1.500 1.500	(Multiple) 0.750 0.750 0.750		FAST FAST FAST FAST FAST	> > > > >	Pull Type NONE NONE NONE NONE NONE NONE NONE	?
Q         ★         ♦         ●         ↓         ↓           kame          ↑         ↑         ↑         ↓	Direction IN IN (Multiple) OUT OUT OUT OUT				- - - - - - - - - - - - - - - - - - -	(Multiple) 35 35 35 35 35 35 (Multiple)	LVCMOS18 DIFF_HSTL_IL_18 (Multiple)* SSTL15* SSTL15* DIFF_SSTL15* SSTL15* SSTL15* SSTL15*	* 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1	1.800 1.500 1.500 1.500 1.500 1.500 1.500	(Multiple) 0.750 0.750 0.750 0.750		FAST FAST FAST FAST FAST FAST	> > > > > > >	Pull Type NONE NONE NONE NONE NONE NONE NONE	?
Q, X = 0 = 1 + 3   iame ⇒ All pots (52) ⇒ is CLK,NNL, D_0,5475 (1) ⇒ is CLK,NNL, D_0,54776 (2) ⇒ is DDR3, D_cath (2) ⇒ is DDR3, D_cath (2) ⇒ is DDR3, D_cath (2) ⇒ is DDR3, D_cath (1) ⇒ is DDR3, D_cath (1	Direction IN IN (Multple) OUT OUT OUT OUT OUT OUT				8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	(Multiple) 35 35 35 35 35 (Multiple) (Multiple)	LVCM0518 DIFF_HSTL_IL_18 (Multiple)* SSTL15* SSTL15* SSTL15* SSTL15* SSTL15* SSTL15*	* 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1	1.500 1.500 1.500 1.500 1.500 1.500 1.500	(Multiple) 0.750 0.750 0.750 0.750 0.750 0.750		FAST FAST FAST FAST FAST FAST FAST	> > > > > > > > > >	Pull Type NONE NONE NONE NONE NONE NONE NONE NON	?
Q         X         ●         ■         +         M           Iame         Imports (52)         >         Imports (52)         Imports (52)         >         Imports (52)         >         Imports (52)         Import	Direction IN IN (Multiple) OUT OUT OUT OUT OUT OUT INOUT			DDR3_0_ck_r	- - - - - - - - - - - - - - - - - - -	(M ultiple) 35 35 35 35 35 (M ultiple) (M ultiple) (M ultiple)	LVCM0818 DIFF_HSTL_JL_18 (dumple)* SSTL15* SSTL15* SSTL15* SSTL15* SSTL15* SSTL15* SSTL15* SSTL15*	<ul> <li>1</li> </ul>	1.800 1.500 1.500 1.500 1.500 1.500 1.500 1.500	(Multiple) 0.750 0.750 0.750 0.750 0.750 0.750		FAST FAST FAST FAST FAST FAST FAST FAST	> > > > > > > > > > > > >	Pull Type NONE NONE NONE NONE NONE NONE NONE NON	?
Q ★ + + + + + + + + + + + + + + + + + +	Direction IN IN (Multple) OUT OUT OUT OUT OUT INOUT INOUT			DDR3_0_ck_r		(M ultiple) 35 35 35 35 35 (M ultiple) (M ultiple) (M ultiple)	LVCM0S18 DIFF_HSTL_IL_18 (Multiple)* SSTL15* SSTL15* SSTL15* SSTL15* SSTL15* SSTL15* SSTL15* DIFF_SSTL15*	<ul> <li>1</li> </ul>	1.800 1.500 1.500 1.500 1.500 1.500 1.500 1.500	(Multiple) 0.750 0.750 0.750 0.750 0.750 0.750 0.750		FAST FAST FAST FAST FAST FAST FAST FAST	> > > > > > > > > > > > >	Pull Type NONE NONE NONE NONE NONE NONE NONE NON	?

Figure 10 – Allocation of Exact DDR IO pins in Synthesised View

## Conclusion

This white paper has focused on the elements required to design in a 7 series or UltraScale device into the circuit board to replace a Spartan-6 device. The stages include identification of the correct device and package, ensuring sufficient IO banks are available across the High Range and High Performance banks. With the packaging selected the next stage is estimation of the power consumption and creation of the power architecture which follows the necessary power sequence. Once that has been completed, the global clocking pins and IO allocation can take place, including the allocation of specialist pins required for DDR memory interfaces.

Following this approach enables the developer to create a schematic and PCB (Printed Circuit Board) solution which migrates a Spartan-6 design to 7 series or UltraScale devices.

Adivuo is a Xilinx Alliance Partner and has extensive experience in Xilinx designs. Contact us if you need any Spartan-6 conversion assistance.